Abstract-This paper presents a fully integrated, reconfigurable switched-capacitor based step-up DC-DC converter in a 28nm FDSOI process. Three reconfigurable step-up conversion ratios (5/2, 2/1, 3/2) have been implemented which can provide a wide range of output voltage from 1.2V to 2.4V with a nominal input voltage of 1V. We propose a topology for the 5/2 mode which improves the efficiency by reducing the bottom-plate parasitic loss compared to a conventional series-parallel topology, while delivering the same amount of output power. Further, the proposed topology benefits from using core 1V devices for all charge-transfer switches without incurring any voltage overstress. The converter can deliver load current in the range of 10 µA to 500 µA, achieving a peak efficiency of 88%, using only on-chip MOS and MOM capacitors for a high density implementation.
I. INTRODUCTION
With increasing integration of analog, digital and RF circuits in modern systems-on-chip (SoCs), there is a demand for a wide range of unique power supplies to cater to different functionalities. Hence, an on-chip power management unit (PMU) is necessary to efficiently convert and deliver these diverse power supplies from a single source. With the progress of CMOS scaling, the nominal supply voltage (V dd ) of the transistors has substantially decreased. For modern CMOS processes the nominal supply voltage is around 1V, at which typical circuits operate. However, certain functionalities, e.g. non-volatile memory [1] , can necessitate generating voltages that are higher than V dd . On the other hand, applications like energy harvesting [2] need to boost the source voltage to generate a higher output voltage. Thus, step-up DC-DC converters are an important component in the PMU for these kind of applications. Fully integrated switched-capacitor (SC) based converters can achieve high conversion efficiency [3] , [4] and power density [5] , which are key for on-chip implementation. To benefit from CMOS scaling, SC converters should utilize core transistors as charge-transfer switches, which offer lower on-resistance (R on ) with reduced capacitance. However, in order to avoid voltage overstress, these transistors cannot be operated with a gate-to-source/drain voltage of more than V dd . This makes it very challenging [6] to design integrated step-up SC converters that ensure no overstress on transistors. Furthermore, another design challenge for SC converters is reconfigurability. It enables the same converter to be efficiently used to generate a wide range of output voltages, rather than using separate converters for each output voltage.
In this work we implement a reconfigurable step-up SC converter with 3 conversion ratios of 5/2, 2/1 and 3/2. This converter provides a wide range of output voltage from 1.2V to 2.4V, with a fixed input supply voltage of 1V. The step-up converter has been designed to obviate the need of using high voltage I/O transistors which otherwise would have degraded the efficiency owing to their higher R on and capacitance, along with increasing the area. Additionally, a new topology is proposed for the 5/2 mode which improves efficiency by reducing the bottom-plate parasitic loss as compared to a conventional series-parallel topology [7] . The converter was implemented in a 28nm FDSOI process using only on-chip MOS and MOM capacitors that do not require any extra fabrication steps, unlike MIM [4] and trench capacitors [3] .
II. RECONFIGURABLE STEP-UP SC MODULE Fig.1 shows the switch level schematic of a single module of the reconfigurable step-up converter. A module is comprised of two identical sub-modules ('a' and 'b') which are connected by switch S 8 . Each sub-module consists of 7 switches (S 1 − S 7 ), 2 charge-transfer capacitors (C 1 , C 2 ) and is driven by two non-overlapping, complementary clocks (CLK 1 , CLK 2 ). Additionally, sub-module 'a' operates out-of-phase with submodule 'b'. This design strategy allows us to reuse simple 2/1 sub-modules to design a more complex 5/2 conversion module. Fig. 2(a) shows the operation of the converter in the 5/2 mode for the proposed topology. As shown in the figure, during phase Φ 1 , capacitors C 1a and C 2b are charged from the input node, V in , while capacitors C 2a and C 1b transfer charge to the output node, V out . On the other hand, during phase Φ 2 , C 1b gets charged from the input node and C 2a gets charged by C 1a , while C 2b transfers charge to the output node. Also shown in the figure are the voltages across the different charge-transfer capacitors for the no-load case. Using charge balance, it is easily seen that the voltage across each capacitor is identical during the two phases Φ 1 and Φ 2 which proves that, in the steady state, this mode will generate a no-load output voltage
shows the operation of a conventional series-parallel topology [7] implementing a 5/2 mode.
Although both the topologies require the same number of capacitors and switches to implement a 5/2 mode, the proposed topology offers two significant benefits compared to the conventional topology. Firstly, for the proposed implementation, charge is delivered to the output in both the clock phases, Φ 1 and Φ 2 . However, in the conventional topology, charge is delivered to the output in only one phase. This results in a lesser output voltage ripple for the proposed implementation. Fig. 3(a) shows the simulated result for the ideal converter in 5/2 mode. As can be seen from the figure, the proposed topology reduces output voltage ripple by 2X compared to the conventional case.
Second and more importantly, the proposed topology offers a much better performance in terms of reducing bottomplate parasitic loss, which is a significant component of the overall loss for on-chip implementation of the charge-transfer capacitors. On-chip capacitors offer a much higher energy density compared to their off-chip counterparts, but they suffer from having significantly more parasitic capacitance (associated with their bottom or top plate and the substrate). This parasitic can be as high as 5-10% [8] of the actual capacitance for the MOS capacitors used in this design. In SC converters, this parasitic capacitor gets charged in one phase and loses that energy by discharging in the other phase. The associated bottom (or top)-plate parasitic loss can severely degrade the efficiency of the converter especially for low output power levels. The proposed implementation for the 5/2 mode significantly 
in f sw , where α denotes the ratio of the bottom-plate parasitic capacitor and the corresponding charge-transfer capacitor (C f ) and f sw denotes the switching frequency of the converter. For the conventional series-parallel implementation, this loss can be calculated as
in f sw . Hence we get a 2.3X reduction in bottom-plate parasitic loss which significantly improves the efficiency. As seen from Fig. 3(b) , for the ideal converter with 2% bottom-plate parasitic (α = 0.002), we can get an efficiency improvement as high as 15%. This comparison assumes that the total amount of charge-transfer capacitance, the load capacitance and the load resistance are the same for both topologies. As it can be seen from Fig. 3(a) , this results in similar output impedance (R OU T ).
The operation in the other two modes (2/1 and 3/2) are illustrated in Fig. 4 . It may be noted that in mode 2/1 the capacitors C 1 and C 2 , in each sub-module, work exactly in the same manner. Hence, for clarity, only one (C 2 ) is shown in Fig. 4 .
III. MOS IMPLEMENTATION OF THE SUB-MODULE
In this design, all the charge-transfer switches in the main converter module have been implemented with core (1V) transistors. It is important to ensure that in the steady state none of the transistors are overstressed due to application of a gate-to-source (V GS ) or drain-to-source (V DS ) voltage higher than the nominal supply voltage, V dd . Fig. 5 shows the MOS implementation of the switches for a sub-module. The bottomplate of both the capacitors C 1 and C 2 remain within the voltage range of 0 to V dd . Hence the switches (S 1 , S 2 , S 4 , S 5 ) which are connected to the bottom-plates of C 1 and C 2 have been implemented with regular PMOS (S 1P , S 4P ) and NMOS (S 2N , S 5N ) transistors. Although not shown in the figure, these transistors are driven by buffers in the voltage range 0 to V dd . Switch S 3 connects the top-plate of capacitor C 1 to V dd and is turned OFF when the top-plate of C 1 goes to 2V dd . Hence, it is implemented with an NMOS transistor (S 3N ) with a gate drive between V dd and 2V dd , to avoid V GS overstress. Switch S 6 needs to connect the top-plate of the capacitor C 2 to the output voltage node V out and is OFF otherwise. Hence, it is implemented with a regular PMOS transistor (S 6P ) but with a gate drive between (V out −V dd ) and V out , so that the maximum V GS applied is V dd and the transistor is not overstressed. Switch S 7 operates in a wide range of voltage levels, which depend on the conversion mode. It needs to block a voltage of (V out − V dd ) across it, which can be as high as 2.5 − 1 = 1.5V in 5/2 mode. Hence, to avoid a V DS overstress, it is implemented with a cascode of two 1V regular PMOS transistors (S 7P L and S 7P H ). Conventionally a suitable DC voltage needs to be generated to bias this cascode switch structure. In this design, the need for a separate DC voltage is obviated by dynamically biasing the gate of both the transistors, S 7P L and S 7P H , to turn them ON and OFF simultaneously. It may be noted that the dynamic biasing is also dependent on the conversion mode. Hence it needs to be reconfigurable to work across all the three conversion modes (5/2, 2/1, 3/2). Fig. 6 shows the reconfigurable gate drive structures for switches S 7P L and S 7P H , along with the necessary level shifter circuits. The 'V o − V i Shif ter', shown in the figure, is also used to drive switch S 6P . Switch S 8 was implemented with regular 1V PMOS and NMOS transistors in tramsission gate structure, since it needs to pass a voltage of V dd /2. The charge-transfer capacitors were implemented on-chip with high density MOS capacitors along with MOM capacitors stacked on top (to improve density). For MOS capacitors soft connection of the N-well [8] was adopted. This technique hugely reduces the parasitic capacitance from the bottom (or top)-plate to ground and improves efficiency of the converter in all the 3 modes.
IV. OVERALL SYSTEM ARCHITECTURE Fig. 7 shows the overall architecture of the converter. This work implements 4-phase interleaving in order to reduce output voltage ripple. The 4-phase clock generator uses a cascade of D-flip-flops to divide an external clock (frequency f sw ) into 4 phases (frequency f sw /4), each shifted by 45
• . Each phase generates two complementary non-overlapping clocks, which drive a single converter module. A tunable circuit has been implemented to control the non-overlapping delay, which is crucial to reduce shoot-through current loss. Reconfigurable switch drivers, as explained in the previous section, provide the gate drives for all the switches in each module. An on-chip load capacitor provides further necessary ripple reduction at the output. 
V. RESULTS
The fully integrated step-up converter was implemented in a 28nm FDSOI process occupying a core area of 0.054mm
2 . An additional 0.06mm 2 area was used to implement an onchip load capacitor. Fig. 7 shows the die photo of the converter. The measured efficiency (η) of the converter with varying load current (I load ) and V in = 1V is plotted in Fig. 8(a) . The output voltage was kept constant at ≈ 2.2V (mode 5/2), 1.9V (mode 2/1) and 1.3V (mode 3/2), by changing the switching frequency (f sw ) of the converter. As seen from the figure, the converter can supply a load current in the range 10 − 500 µA while maintaining an efficiency of more than 70%. It achieves a peak efficiency (η peak ) of 88% for the 2/1 mode at P out = 0.56mW and 82% for the 5/2 mode at P out = 0.66mW . Fig. 8(b) shows the measured performance with a fixed load current of 100 µA and varying output voltage for the 3 modes. The converter provides an output voltage ranging from ≈ 1.2V to 2.4V with more than 70% efficiency (V in = 1V ). It can be observed that increasing the switching frequency of the converter increases the output voltage by decreasing the output impedance (R OU T ) of the converter. However this effect saturates for higher frequencies, since the converter enters the fast-switching-limit (F SL) mode in which the non-zero resistance of the MOS switches limit R OU T . 
VI. CONCLUSION
This paper presents a fully integrated, reconfigurable SC step-up DC-DC converter in a 28nm FDSOI process. The converter uses only on-chip MOS and MOM capacitors, which do not require extra fabrication steps unlike MIM and trench capacitors. It implements three conversion ratios, 5/2, 2/1 and The converter maintains over 70% efficiency even at a low load current of 10 µA, achieving a peak efficiency of 88% at an output power level of 0.56 mW in the 2/1 mode.
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